Small distributed generating units are usually connected to the main electric grid through single-phase voltage source inverters. Grid operating conditions as voltage and frequency are not constant and can fluctuate within the range values established by the International Standards; furthermore, the requirements in terms of power factor correction, total harmonic distortion, and reliability are getting tighter day by day. As a result, the implementation of reliable and efficient control algorithms, which are able to adjust control parameters to the changeable grid operating conditions, is essential. This paper investigates the configuration topology and the control algorithm for a single-phase inverter with the purpose of achieving high performance in terms of efficiency as well as total harmonic distortion of the output current. Accordingly, a Second Order Generalized Integrator with a suitable Phase Locked Loop (SOGI-PLL) is at the basis of the proposed current and voltage regulation. Some practical issues related to the control algorithm are addressed too, and a solution for the control architecture is proposed, based on Resonant Controllers continuously tuned on the basis of the actual grid frequency. Further, intentional islanding operation is investigated and the possible procedure for the switchover from grid-tied to islanding operation and vice-versa is proposed.
I. INTRODUCTION
Distributed generation based on consumer-owned generating units is spreading all over the world to meet the increasing energy demand as well to reduce the environmental impact of fossil fuel based power generation. With respect to conventional electric power plants, located far from load areas, distributed generating units can be normally easily installed at the distribution level, close to the energy end-user and can integrate different types of energy generators (photovoltaic arrays, wind turbines, small hydro turbines, fuel cells, etc.) [1, 2] . However, due to their intrinsic different natures and variable output voltages, as well in order to achieve the maximum power extraction, these sources are commonly coupled by means of specific converters to a common DC bus; this distributed DC bus is then connected to the grid with a suitable power electronic converter. Among the power electronic converters topologies, the single-phase voltage source inverter (1PH-VSI) configuration is very often used as power interface for low power consumer-owned renewable generators.
The power interface mainly supplies active power to the grid; however, the European Standard EN 50438 prescribes to support the grid quality of service by also sourcing or sinking reactive power, as well as allowing the inverter to operate in local islanding mode in order to minimize possible disservices to the end user.
The quality of the produced energy relies on both hardware (HW) and software (SW) architecture. From the SW point of view, in order to assure low current-total harmonic distortion (THD) in grid-tied mode, as well low voltage-THD when supplying non-linear loads in intentional islanding mode, resonant controllers were demonstrated to be more effective [3, 4] with respect to standard PI controllers in synchronous frame. This paper describes solutions for the hardware topology as well as the control architecture of a single phase inverter in order to achieve low current THD during grid-tied operation and low voltage distortion in islanding mode. Dedicated single-phase PLL operating with a proper islanding detection algorithm is illustrated in the proposed work. Voltage and current low THD control strategy is also presented. It is composed by a single control loop that is continuously tuned to follow the grid frequency variations in order to overcome the potential degradation of the regulation performances [4] . The same control structure is proposed to be used in both gridtied and islanding mode of operation. To this purpose, a suitable LC filter topology is suggested in order to achieve high filtering capabilities [5] in both grid-tied and stand-alone mode of operation.
Proposed 1PH-VSI is expected to draw energy from the Distributed Generation DC common power bus, where various types of generating and storage units can be connected in a microgrid-like configuration. For this reason, the system architecture is conceived in order to receive high level directive, as the active and reactive power amount to supply, from a higher order level entity. In this scenario, it can be identified in the Integrated Manager as the one of Fig.1 . This entity acts in order to coordinate the distributed generation nodes as well to provide a control interface between the microgrid and the end-user and the distributor [6, 7] .
II. 1PH-VSI TOPOLOGY
In this section, the HW structure of the proposed inverter is described. Several HW topologies as well as output filter configurations have been proposed in literature; for the proposed application the 3-level neutral point clamped fullbridge topology and the LC filter equipped with both damping and trap sections are chosen.
A. Inverter Topology
Low power (<10 kW) distributed power generating clusters are usually connected to the ac grid by means of a 1PH-VSI at low voltage level (230 V). During the years, many VSI hardware topologies have been investigated in literature, among them the most commonly used are the half-bridge (HB) and the full-bridge (FB) configurations. With respect to HB configuration, FB uses twice the number of switches; on the other side the FB topology doesn't need a split dc link capacitor and allows to operate with half the dc link voltage. Consequently, voltage stress on switches is reduced, thus allowing for the use of reduced rating power modules (or devices) and resulting in lower switching and conduction losses. Additionally, the use of a lower voltage dc power source presents some advanteges as for example the possibility to reduce the number of units in series connection in a photovoltaic array, enhancing reliability and fault tolerance of the system. Additionally, the FB configuration, in combination with the unipolar pulse width modulation, allows to effectively doubling the output switching harmonics to twice the switching frequency. In this way, it is possible to either reduce the size of filtering passive components or limit the amplitudes of voltage and current ripples, achieving losses reduction and increased conversion efficiency.
Both HB and FB topologies are also easy to be arranged in multilevel configurations. Concerning FB configuration, the use of a 3-level topology further halves the voltage stress on switches. In 230 V ac output (i.e. 325 Vpk) applications, 390 V dc-link is high enough to assure the desired output voltage. As a result, the voltage across a 3-level FB single switch is less than 200 V, allowing the use of future power MOSFET switches rather than IGBT. As previously mentioned, the 3-level topology, using the same passive components of the 2-level topology, shows half voltage and current ripples and the consequent reduction of losses in switches and hardware filters increases the efficiency [8, 9] . With reference to the previous discussion, the 3-level neutral point clamped (NPC) FB topology, which is depicted in Fig. 1 , is chosen in order to achieve high efficiency as well ripple reduction. 
B. Output Filter Configuration
The grid connection of the proposed VSI configuration is achieved by means of a passive output filter rather than a transformer. In fact, the insulation provided by a transformer is not needed in typical home installations, so a passive output filter represents a balanced solution between costs, efficiency and performances. Unlike inverters with output line transformer, transformer-less inverters have reduced dimensions and weight, making them suitable for use in home appliance at a reasonable cost, as well as they show better efficiency due to the absence of transformer related losses.
Several filter configurations for grid-tied inverters applications have been discussed in literature. The most widely used circuital schemes are the LC and the LCL filters [10] . The LCL type filter is recommended in particular for grid connected applications, since the presence of the second inductor makes the filter response more immune to grid parameters variation. This configuration makes possible to obtain an output ripple current extremely reduced using inductors of relatively small value compared to those of LC configuration with similar performances. However, the excessive reduction of the inverter side inductor would significantly increases the current ripple flowing through the power electronic devices.
Recent publications have introduced a filter configuration derived from LCL and named as LLCL [11] . In this configuration, the capacitor is replaced with a LC series circuit, tuned to resonate at the switching frequency. The presence of the LC circuit is intended to present a quasi-zero impedance path for the residual switching component flowing in the main inductor. This feature, if on one-hand causes the output switching component to be greatly reduced when compared to a conventional LCL filter with same values, on the other hand causes a reduction in the filter roll-off due to high impedance of the LC series circuit at high frequency.
An alternative to the mentioned configuration is the LC filter followed by a trap filter section [12] [13] [14] which is tuned at the output line current ripple frequency. In the investigated application, the effect of the operated unipolar PWM modulation assures that the trap filter is tuned at twice the switching frequency. This filter gives a quasi-zero impedance path for the fundamental switching component of the output current, and it is proposed to reduce the switching ripple injected into the grid. In this way, similar results of a LLCL filter can be achieved, while only one line current sized inductor is used. However, the characteristic frequency of the LC filter requires to be suitably damped through a proper resistor, to be placed either in parallel or in series with respectively the LC inductor or capacitor. Conventional schemes show this resistor in series with the capacitor; when the resistor is sized for the Butterworth-type response, the filter roll-off at high frequency decays from -40dB/dec to nearly20dB/dec. This drawback can be avoided by using a properly tuned series RLC circuit section to selectively damp the LC characteristic resonance. In fact, with respect to its resonance frequency, a series RLC circuit shows high impedance at low and high frequencies and impedance equal to R at the resonance. For these reasons, the proposed inverter is equipped with an output LC filter selectively damped by means of a suitable tuned circuit and followed by a tuned trap filter section as depicted in Fig. 2 . The presence of the selective damping circuit allows to effectively damp the LC filter while assuring the standard -40dB/dec roll-off at high frequencies, as shown in Fig. 3 . Maximum current ripple value is considered as the specification for Lf1 and Lf2 inductors sizing. The filter cutoff frequency of approximately 3 kHz gives the desired value of the capacitor C. The cut-off frequency is chosen with the purpose to assure enough attenuation at the switching frequency of 15 kHz and, at the same time, to provide high bandwidth control and reduced size of the passive components.
The selected values for both the passive components and the power electronic devices, of the proposed 1PH NPC FB prototype, are listed in Table I . In the proposed application, the output LC filter is used in conjunction with a commercially available EMC filter, in order to reduce the common mode current and the very high frequency remaining ripple. 
III. CONTROL ARCHITECTURE
The control architecture scheme for the proposed 1PH-VSI is depicted in Fig. 4 . Voltage and current measures from the transducers located in the Power Layer are acquired, properly scaled and conditioned by the Measures Acquisition block. The phase-locked loop (PLL) algorithm generates the synchronism signal related to the grid electrical angle and estimates the grid frequency to be used as a reference by the Voltage and Current Loop block, the System Supervisor and the Reference Generator blocks. The System Supervisor has monitoring and control tasks. It monitors the VSI inputs and outputs (dc-link voltage, output line current, and leakage current), the measured grid voltage and the frequency previously estimated by the PLL; it also operates commanding the disconnection of the VSI from the grid as a fault condition is found. In addition, in coordination with the Active Islanding Detection, it provides actions in case of islanding detection, using both active and passive detection methods. The System Supervisor block acts as a bridge between the VSI and the microgrid Integrated Manager through the CAN bus, making available all the acquired measures to the end user and acquiring the high level requests of active and reactive power.
The Reference Generator block generates the reference signals for the Voltage and Current Loop. In fact, based on the possibility to operate in either grid connected or islanding mode, the 1PH-VSI has to act respectively as either a current or a voltage generator. Active and reactive power references from the System Supervisor are translated, by means of grid parameters estimated by the PLL, in sinusoidal reference signal for the control loop. In particular, when operated in grid-tied mode, reactive power is regulated, on the basis of the grid distributor requests, by properly shifting the current reference with respect to PLL estimated grid reference angle. In intentional islanding mode of operation, the proposed VSI acts as a voltage generator, thus exchanged reactive power is a consequence of connected loads requirement. In this condition, the inverter can operate even with very low power factor values within the limit of the maximum allowed output current peak value. The PWM signals for the power layer are generated through a 3-level modulator on the basis of the phase disposition modulation. Switching frequency is set to 15 kHz, meaning that the first harmonic in the output ripple is at 30 kHz, due to unipolar PWM scheme.
The behavior of the proposed 1PH-VSI changes from current generator to voltage generator mode, and vice-versa, requiring the switch between current and voltage measures and references. Accordingly, control gains and tuning parameters needs to be changed due to the modification in the system equivalent transfer function. For these reasons, the Voltage and Current Loop has an islanding detection flag input (AIflag), which allows the control loop to re-configure itself to the requested operating mode. The implemented Voltage and Current Loop block scheme is depicted in Fig. 5 , where a proportional-resonant configuration is applied. Resonant controllers, also called harmonic compensators, are a relatively novel and promising type of controllers [15] [16] [17] [18] [19] . They work in the stationary frame and, in parallel configuration as shown in Resonant controllers have same transfer function of notch filter with extremely selective behavior. In order to obtain low THD values and avoid reciprocal mis-interactions, they need to be properly tuned at grid fundamental frequency and its multiples of interest. Because grid frequency is not constant, in a fixed frequency tuned regulators scenario, effectiveness of resonant controllers rapidly decreases as grid frequency drifts from its rated value. Auto-tuning resonant controller have been discussed in literature [15] ; however, instead of adding an additional integrator and a feedback loop, for the investigated 1PH-VSI the use of resonant controllers with online tuning capabilities based on the PLL-estimated grid frequency is adopted. A Second Order Generalized Integrator (SOGI) [16] is used to generate two quadrature signals, starting from the single phase voltage measure; these signals are then fed to the standard Park-type PLL. The whole control algorithm runs synchronously with the PWM at the sampling frequency of 15 kHz and is implemented on a purposely designed control board which is equipped with all the necessary analog circuitry for measures acquisition, power supply and data exchange interfaces. The board uses the Texas Instruments TMS320F28335 DSP which runs the entire control algorithm within the switching period. The Voltage and Current Loop, based on on-line tuned resonant controller, is discretized with Tustin discretization method with the addition of the pre-warp factor. The same discretization method is also used for the PLL and Islanding Detection algorithms that are illustrated in the next sections.
IV. PHASE-LOCKED LOOP
One of the main sections of the control architecture is the PLL. Measuring of grid line voltage allows PLL algorithm to generate the electrical angle required for the generation of the voltage and current references, as well to provide a reliable measure of grid frequency for resonant controllers tuning and System Supervisor monitoring purposes. The most common type of PLL algorithm is based on the use of the Park transformation and is depicted in Fig. 6 . Its application to single-phase systems, however, requires the generation of two signals being 90 degrees phase shifted, as expected by Park transformation. Fig. 6 . Single-phase PLL structure.
As already mentioned, a Second Order Generalized Integrator (SOGI) [20] [21] [22] [23] is used to this purpose in the described activity. This type of quadrature signals generation (QSG) is to be preferred with respect to transport delay for two main reasons, the transport delay requires storage memory for sampled measurements and this memory has a static dimension. This second characteristic requires that the measured grid frequency is constant in order to make the PLL working properly. However, this is impossible in practice because the grid frequency varies continuously within the national standards admitted values. On the contrary, the QSG based on SOGI allows obtaining acceptable 90 degrees phase shifted signals (1) and (2), as it is shown in Fig. 7 , in a sufficiently wide range of working frequencies and centered on the rated grid frequency. 
The filtering effect of the two channels of SOGI also makes the PLL more immune, with respect to standard PLL, to voltage harmonic distortion, often related to the presence of non-linear loads, allowing the correct operation even on heavily distorted grids. However, processing the digital implementation of PLL produces some undesired effects during the reset action of the electrical angle, mainly due to the discretization process of the control algorithm. In fact, with respect to Fig. 6 , in order to limit the span of the grid angle in the range 0-2π, a reset procedure is implemented in the integrator block. Due to the discrete time nature of control algorithms, the reset action from 2π to 0 of the electrical angle variable occurs with a maximum delay of one sampling period which, in the proposed system, is equal to the inverter switching period.
As a result, a significant error is generated in the main frequency estimation at any reset action as it is depicted in Fig.  8 , where the grid frequency is set at 50 Hz (i.e. 314.16 rad/s). The amplitude of this error depends on PLL's PI regulator bandwidth. A fast tracking PLL (i.e. high bandwidth PI) shows larger error amplitude when compared with a slow tracking PLL. In fact, it temporarily increases the estimated frequency in order to make the estimated grid angle reach the actual grid angle, and then settles at the actual frequency value. Despite these characteristics, a fast tracking PLL is preferable due to its capability to accurately follow grid changes as well to detect islanding condition. The fast PLL performances are not affected by the estimated frequency error, as it occurs for very short time with respect to the main grid period. However, the achieved error amplitude in the frequency estimation is not suitable for the online direct tuning of the control loop regulators, as previously discussed in Section III.
The estimated frequency signal can be filtered by means of a low cut-off frequency filter, but the resulting discretization error significantly affects the result. Further, adoption of very low cut-off frequency filter compromises the proper detection of occurring grid frequency variation because of grid faults. Oversampling can dramatically reduce the estimated frequency error in the PLL algorithm section as well as it gives very stable information about estimated frequency. However, oversampling requires that the PLL algorithm is executed on a different time basis other than the one used for the control algorithm. Therefore, multiple interrupts digital control architecture is required. Commercially available DSPs with cost/performance characteristics suitable for 1PH-VSI applications show limited computational capabilities with reference to multiple interrupts control architectures.
Fig. 8. Estimated frequency error due to reset delay.
A more effective solution to reduce the estimated frequency error is achieved through modification of the conventional PLL structure as depicted in Fig. 9 . The resulting frequency estimation can be suitably used in the Voltage and Current Loop compensators tuning as well for monitoring and protection purposes.
The gain of 1/K is introduced in the feedback loop; as a consequence, the input of the integrator block is forced to be a frequency K-times multiple of the grid frequency. The so modified PLL locks at K-times the grid frequency, the reset of the integrator still occurs when it reaches 2π, then an additional block is used to reconstruct the correct grid angle.
This task is performed by the Angle Reconstruction block, whose operation is illustrated in Fig. 10 . The reset of the integrator in the proposed method occurs at K-times the fundamental frequency; this makes easier to filter out the estimated frequency errors previously shown in Fig. 8 . As a result, high values of K parameter have the benefits of both increasing the estimated angle reset frequency and reducing the amplitude of the generated frequency error.
However, K value should be limited in order to avoid interference between two consecutive reset actions as shown in Fig. 11a .
As a tradeoff of the above mentioned effects, in the proposed 1PH-VSI a K=5 value is chosen.
The simulation results for both SOGI + Park Transformation PLL and SOGI + Park Transformation PLL with proposed modified feedback loop are depicted in Fig. 11b . In the proposed PLL, the estimated frequency errors due to reset of the integrator are successfully filtered even with low order low pass filter with a relatively high cut-off frequency. 
V. ISLANDING DETECTION
In the residential distributed generation scenario, it is important that the protection algorithms exhibit a high degree of reliability. In addition to the basic protections relating to the identification of network off-specifications or malfunctions, such as Under Voltage/Over Voltage detection algorithms, the recognition of islanding operation is essential, either when islanding is forbidden or when it is allowed. In the first case, fast disconnection action is required according to the imposed standards [24] . In the second case, the inverter has to switch as fast as possible to voltage mode control, in order to supply local islanded loads, also separating the isle from out-ofservice grid. Based on these assumptions, the proposed inverter is equipped with multiple islanding condition identification schemes; it uses both active and passive detection methods. When connected to the grid, the proposed 1PH-VSI acts as an ideal current generator, where the amplitude of the current injected into the grid is set by the Microgrid Integrated Manager, and modulated on the basis of the other generation nodes actual energy production and Distributor imposed limits. This means that when disconnected from the grid, but not from the loads, the VSI keeps trying to push the previously set current at its output, acting variation of its internal duty cycles. There are three possible scenarios, the power required by the loads is lower than the actual output power of the inverter, the power required by the loads is higher than the actual output power of the inverter, and the power required by the loads is in the order of the actual output power of the inverter.
In the first case, loads act as a sort of large value resistor, in order to maintain the same output current, the VSI is forced to increase its output voltage, thus saturating its internal duty cycles. In the second case, loads act as a sort of low value resistor. In this case, the inverter reduces its output voltage, leading to abnormally low internal duty cycles and abnormally low output voltage. In the third case, before entering the islanding, the inverter was providing the same amount of power required by the local loads. This represents the worst case because apparently nothing happens to the duty cycle or to the output voltage, that remain within the normal range. For this reason the islanding condition cannot be detected merely through the duty cycle monitoring. To avoid this issue, it is possible to proper exploit the feed-forward grid frequency (ωff) input of the PLL shown in Fig. 9 , making the inverter capable to detect islanding condition even in the previously discussed worst case. In fact, when the grid is present, the PLL tries to lock at ωff, but due to the grid presence this is not possible and the PLL is forced to lock at the grid frequency instead of ωff. When the inverter is operated in islanding mode, the PLL still tries to lock at ωff and, due to the absence of the grid, the output voltage frequency drifts toward ωff with a rate of change that depends on the connected loads and tracking PI parameters.
Using this characteristic and setting the ωff value above the maximum grid frequency imposed by national regulations, it is possible to automatically drive the inverter in offspecification over-frequency point of operation, thus allowing the supervisor to recognize this anomaly.
However, during the frequency drift transient, the instantaneous voltage and current frequency should not damage the connected loads. Hence, as a trade-off value between safety operation and accurate islanding detection, ff has been set to 110% of the rated grid frequency.
This method is known as "frequency drift", and it is the simplest implementation of a more complex family of islanding detection algorithms based on frequency drifting techniques [25] [26] [27] [28] . With respect to the Active Frequency Drift algorithm, this method has a simpler implementation, is not influenced by dead time related effects and doesn't introduce degradation in the output current quality, even if its performances are more dependent on local grid parameters. Fig. 12 shows how this type of islanding detection scheme can be added to the proposed PLL structure, where the feedforward grid frequency (ωff) is set at 110% of rated grid frequency. As the duty cycle observation, also this method has a weak point, the "drift rate" depends on connected loads (type and required power). It means that, under particular conditions, the tripping time may be larger than the one allowed by the Standards. For this reason, an additional active islanding detection method [29] [30] [31] [32] has been added in the proposed 1PH-VSI. The 1PH-VSI injects a small current at a fixed frequency into the grid and "searches for" this frequency in the grid voltage, in case of grid connection negligible voltage contributions at the injection frequency are found due to the grid small impedance. However, when the grid is absent (i.e. in islanding operation) the small injected current causes a significant voltage contribution at the injection frequency and the no grid condition can be quickly detected. Common techniques use FFT algorithms to detect the injected tone on the grid voltage; anyway, a simpler and effective algorithm could be used. The proposed strategy uses a fixed tuned resonant controller to inject a test current into the grid, as it is depicted in Fig. 13 . The amplitude of this current could be selected by the KAI parameter in order to be adapted to the grid voltage pollution. The frequency of the injected current is chosen to be 2150 Hz in order to not deteriorate the current THD calculated in the frequency span prescribed by current Standards. Moreover, the selected injected frequency should not be attenuated by the output power filter, which must be designed accordingly as depicted in Fig. 3 . The use of a resonant controller, rather than a fixed duty cycle injection, allows maintaining the test current amplitude as small as needed, whereas the inverter control algorithm and modulator apply the duty-cycle, depending on grid passive parameters and operating conditions.
In order to detect the test frequency in the grid voltage, the highly selective filter nature of resonant controller can be used as a replacement of complex FFT algorithms. In fact, the same resonant controller employed for generation of the injected test current is suitable to be used to detect the voltage contribution at the injection frequency at the inverter outputs. The achieved measure of detected voltage is then scaled to compensate the resonant controller gain, rectified and filtered to extract the DC value. Fig. 13 shows details of both the injection and detection procedures scheme. The output of the tone detection section, as well as the dutycycle value from the Voltage and Current Loop and the PLL estimated grid frequency are routed to the System Supervisor block that monitors these parameters looking for one of the previously illustrated islanding "evidences". When one of these evidences is found, the supervisor reacts managing the islanding condition. The block diagram of the islanding detection algorithm implemented in the System Supervisor is depicted in Fig. 14. In the proposed application, it is chosen a frequency deviation ω equal to 1% of the rated grid frequency value as trip threshold. As unexpected low and high duty-cycle peak value, 0.6 and 1 as peak values are chosen respectively. In this way there is no risk of spurious tripping during grid voltage sags. Regarding the active detection scheme, the detected test-tone threshold voltage is regulated on the basis of the dedicated resonant controller parameters at about 7V.
VI. INTENTIONAL ISLANDING OPERATION
Recent modifications in national standards have introduced the possibility to intentionally operate in islanding mode, in order to supply privileged loads instead of using UPS systems. Also, some control structures for 3-phase inverters able to operate in islanding mode have been proposed in literature [33] . However, these algorithms have no harmonic compensation capabilities when non-linear loads have to be fed. As previously mentioned, the proposed 1PH-VSI has the ability to operate either in grid-tied mode or in islanding mode. This result is obtained by properly managing the detected islanding event and switching between the two modes of operation. To operate in islanding mode, the proposed VSI uses the internal fixed-frequency reference angle generator until leaving the islanding mode of operation. This internal generator, when in grid-tied mode, is always synchronized with the actual grid angle coming from the PLL block. When the islanding condition is detected, it starts generating a PLL-independent reference angle at grid rated frequency, starting from the last "non-islanded" reference angle acquired from the PLL. The output of the internal reference generator is multiplexed with the PLL output and a Reference Switch determines which one is to be fed to the rest of the system. This operation is depicted in Fig. 15 . When leaving islanding mode because of the return of the grid to its operating condition, the Reference Switch waits until the difference between the internal generated reference angle and the PLL reference angle is lower than the selected threshold, then switches to PLL-generated reference. This action can be performed because the two reference generators work at different frequencies, the fixed and stable DSP generated internal frequency, and the rated, but slowly fluctuating, grid frequency. Even if the proposed control architecture is able to easily switch between grid-connected and islanding operation, the Supervisor Block has to take different actions in case islanding mode is either forbidden (or not required) or allowed. In the first case, safety is preferred with respect to quality of service, so the first action when islanding is detected is to stop the 1PH-VSI from generating any output, by opening at hardware level the PWM and disabling the control loop. A contactor-opening signal is also sent, but its operation requires time before to physically take place, due to the electromechanical nature of the contactor. When the 1PH-VSI is disconnected, it starts to monitor the grid parameters for detecting the grid presence, in order to be ready to reconnect when grid comes up again. If islanding operation is allowed, quality of service becomes the focus. This means that efforts are directed towards local loads continuity of service, still granting standard levels of safety. For these reasons, when islanding is detected, the reference angle is switched to the internal source and the control loop is commutated to Voltage Control, as previously described in the paper. The isle is then disconnected from the grid using a second contactor, as B2 of Fig. 1 . During islanding operation, the 1PH-VSI keeps supplying local loads, based on the distributed generating unit capability, until grid comes up again.
In this mode of operation, active and reactive power depend on loads characteristics, the 1PH-VSI acts as an ideal voltage generator. If required active power is higher than Distributed Generation actual produced power, the Microgrid Integrated Manager has to run either load shedding or VSI shutdown functions. When grid returns active, the reference angle is switched to PLL source, the isle is reconnected to the grid and, at the same time, the control loop is switched to Current mode. In Fig. 16 , the two proposed operating rules are illustrated. The proposed system architecture is suitable to be used in multiple inverters islanding scenario, provided the Microgrid Integrated Manager runs the master-slave mode of operation.
VII. EXPERIMENTAL RESULTS
A prototype of the 1PH transformer-less 3-level NPC FB configuration has been built and tested, as it is depicted in Fig.  17 , where the main parts of the inverter are highlighted. The laboratory set-up has been arranged for experimental purposes as schematically illustrated in Fig. 18 .
The power supply Magna Power TS400-48 is used as 400Vdc power source, while the power meter Yokogawa WT130 is used to perform efficiency and THD measures. The experimental results show 98% efficiency at full power and the measured current THD is 1.75%. Fig. 19a depicts the laboratory utility grid voltage and the proposed VSI output current during operation at rated power.
The inverter is also operated at different operating conditions, at 100% and 20% of rated power, and shows, even for a utility grid phase voltage with 4.5% THD as shown in Fig.  19a , a current THD of respectively 1.75% and 2.91%. Fig. 19b depicts the output voltage and load current during islanding operation. This test highlights the almost ideal voltage generator behavior of the proposed 1PH-VSI, when operated in intentional islanding mode. The harmonic analysis of the proposed VSI output current, up to the 40th harmonic order (as prescribed by EN50438), is performed by means of the WT130 power meter and compared with respect to EN50438 Class A limits.
Results of Fig. 20 show the proposed inverter and control strategy completely comply with the standards requirements. Testing of the active islanding detection algorithm has been accomplished by running the 1PH-VSI prototype in islanding condition, a fictitious grid angle is generated and all the other protections are disabled. A 1 kW load is connected to the VSI output and, operating the inverter in current mode, a reference current of about 4.1 Arms is forced, thus making the inverter to provide the standard voltage of 230 Vrms at its output. Through the CAN bus interface, a command is sent to start the injection of the test frequency and one DSP flag is used to show when the injected tone is detected. Fig. 17 . Single-phase transformer-less 3-level NPC FB prototype. Fig. 18 . Laboratory experimental set-up. Fig. 21 shows the achieved experimental results during evaluation of the islanding detection time using the proposed active method. In the picture, from the top, the first and second traces are respectively the VSI output voltage and current, while the third and the fourth traces are respectively the sent injection command and the detected islanding flag. It can be noticed that using the proposed technique, islanding operation can be detected roughly within one fundamental period (~20ms). Intentional islanding mode of operation has been tested too.
In this case, the 1PH-VSI prototype automatically switches from current to voltage mode supplying the local isle with 1 kW load. Fig. 22 shows the results at transition between gridtied and islanding operating mode.Proposed PLL implementation is tested through the connection of the 1PH-VSI to a 50 Hz on purpose achieved local grid. Fig. 23 shows the transition from no-grid to grid operation.
The PLL requires less than a fundamental period to synchronize with the grid. The PLL estimated angle is plotted by means of a control board DAC output. Fig. 24 shows the PLL dynamics with respect to the grid frequency step from 50 Hz to 51 Hz. The PLL estimated angle properly tracks this step without loss of synchronism. The top trace of Fig. 24 is the filtered output frequency used for the resonant controller online tuning. a b Fig. 19 . Experimental results at rated power, prototype output line current (10A/div) and phase voltage (200V/div): (a) grid connected operation, (b) intentional islanding operation.
The slow dynamic related to this estimation does not influence the functional operation of the inverter in presence of a step-change in the grid nominal frequency, because this value is not used in the PLL feedback loop. However, a temporary degradation of the current-THD, due to the Fig. 20 . Harmonic Analysis up to 40th harmonic order of VSI output current at rated power. mismatch between resonant controllers tuning frequency and actual grid frequency, is expected.
It should be noticed that grid frequency, during normal grid operation, fluctuates around its rated value with low frequency oscillations. This means that the proposed filter approach is suitable to track typical grid frequency variations, assuring the proper resonant controller tuning. 
VIII. CONCLUSIONS
In this paper a single-phase three-level transformer-less inverter for residential distributed generation is proposed. Hardware configuration is described, as well as the control algorithm architecture able to operate in both grid-tied and islanding modes, according to recent international Standards. The proposed PLL feedback loop modifications allow the accurate estimation of the grid frequency and, without any additional hardware, assure the online proper direct tuning of the proposed Tuned Resonant Controllers. The complete islanding detection procedure, based on active and passive detection algorithms, has been described and experimentally validated. Further, transitions from grid-tied to intentional islanding operation, and vice versa, have been investigated. Experimental results are given to validate the functioning of the proposed inverter control architecture and the achieved performances.
